PrjTrellis -- General discussion around Project Trellis, documentation (and tools) for the Lattice ECP5 bitstream (https://github.com/symbiflow/prjtrellis) | |
|
|
About PrjTrellis | |
Project TrellisProject Trellis aims at documenting the Lattice ECP5 bit-stream, so that Open Source tools can be built. Project Trellis currently contains enough bitstream documentation to generate simple test bitstreams - including complete documentation for logic and interconnect tiles, and partial documentation for IO and EBR tiles. Work is ongoing to document more advanced parts of the ECP5 such as PLLs and DSPs.SymbiFlowSymbiFlow is a FOSS Verilog-to-Bitstream FPGA synthesis flow for Xilinx 7-Series, Lattice iCE40 and Lattice ECP5 FPGAs. It consists of a number of subprojects.To see the collection of prior postings to the list, visit the PrjTrellis Archives. |
|
Using PrjTrellis | |
To post a message to all the list members, send email to
prjtrellis@lists.librecores.org.
You can subscribe to the list, or change your existing subscription, in the sections below. |
|
Subscribing to PrjTrellis | |
Subscribe to PrjTrellis by filling out the following form. You will be sent email requesting confirmation, to prevent others from gratuitously subscribing you. This is a hidden list, which means that the list of members is available only to the list administrator. | |
PrjTrellis Subscribers | |
|
![]() version 2.1.26 |
![]() |
![]() |
![]() |